The semantics of behavioral VHDL '93 descriptions

نویسندگان

  • Wolfgang Müller
  • Egon Börger
  • Uwe Glässer
چکیده

We present a rigorous but transparent semantic de nition of VHDL'93 covering the complete signal behavior and time model including the various wait statements and signal assignment statements. We present a VHDL interpreter in the form of rules of a concurrent evolving algebra which faithfully re ects and supports the view given in the VHDL'93 standard language reference manual.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Characterizing a portable subset of behavioral VHDL-93

Goossens defined a structural operational semantics for a subset of VHDL-87 and proved that the parallelism present in VHDL is benign. We extend this work to include VHDL-93 features such as shared variables and postponed processes that change the underlying semantic model. In the presence of shared variables, non-deterministic execution of VHDL-93 processes destroys the unique meaning property...

متن کامل

Structural Operational Semantics for a Portable Subset of Behavioral VHDL-93

Goossens defined structural operational semantics for a subset of VHDL-87 and proved that the parallelism present in VHDL is benign. We extend this work to include VHDL-93 features such as shared variables and postponed processes that change the underlying semantic model. In the presence of shared variables, nondeterministic execution of VHDL-93 processes destroys the unique meaning property. W...

متن کامل

Approaching the Denotational Semantics of Behavioral VHDL Descriptions

In this paper, we present a framework for de ning the formal semantics of behavioral VHDL92 descriptions. We propose a complementary application of denotational and operational semantics. The static semantics is de ned by denotational means. The de nition of the dynamic semantics is based on an operational model using Interval Event Structures.

متن کامل

Timed Dependence Flow Graphs , an Intermediate Formfor

We present timed dependence ow graphs, an intermediate form for high-level synthesis from speciica-tions written in behavioral hardware description languages. Timed dependence ow graphs express data, control, resource access, and timing dependences, and can be constructed in linear time from behavioral VHDL descriptions. We also present a formal execution semantics for timed dependence ow graph...

متن کامل

Timed Dependence Flow Graphs, an Intermediate Form for Veri ed High-level Synthesis

{We present timed dependence ow graphs, an intermediate form for high-level synthesis from speciications written in behavioral hardware description languages. Timed dependence ow graphs express data, control, resource access, and timing dependences, and can be constructed in linear time from behavioral VHDL descriptions. We also present a formal execution semantics for timed dependence ow graph...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994